## DATASHEET


## **GENERAL DESCRIPTION**

The 813001I is a dual VCXO + FemtoClock<sup>™</sup> Multiplier designed for use in Discrete PLL loops. Two selectable external VCXO crystals allow the device to be used in multi-rate applications, where a given line card can be switched, for example, between 1Gb Ethernet (125MHz system reference clock) and 1Gb Fibre Channel (106.25MHz system reference clock) modes. Of course, a multitude of other applications are also possible such as switching between 74.25MHz and 74.175824MHz for HDTV, switching between SONET, FEC and non FEC rates, etc.

The 8130011 is a two stage device – a VCXO followed by a FemtoClock PLL. The FemtoClock PLL can multiply the crystal frequency of the VCXO to provide an output frequency range of 40.83MHz to 640MHz, with a random rms phase jitter of less than 1ps (12kHz – 20MHz). This phase jitter performance meets the requirements of 1Gb/10Gb Ethernet, 1Gb, 2Gb, 4Gb and 10Gb Fibre Channel, and SONET up to OC48. The FemtoClock PLL can also be bypassed if frequency multiplication is not required. For testing/debug purposes, de-assertion of the output enable pin will place both Q and nQ in a high impedance state.

## FEATURES

- One 3.3V or 2.5V LVPECL output pair
- Two selectable crystal oscillator interfaces for the VCXO, one differential clock or one LVCMOS/LVTTL clock inputs
- CLK1/nCLK1 supports the following input types: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Crystal operating frequency range: 14MHz 24MHz
- VCO range: 490MHz 640MHz
- Output frequency range: 40.83MHz 640MHz
- VCXO pull range: ±100ppm (typical)
- Supports the following applications (among others): SONET, Ethernet, Fibre Channel, HDTV, MPEG
- RMS phase jitter @ 622.08MHz (12kHz 20MHz): 0.84 (typical)
- Supply voltage modes:
  - V<sub>cc</sub>/V<sub>cc0</sub> 3.3V/3.3V 3.3V/2.5V 2.5V/2.5V
- -40°C to 85°C ambient operating temperature
- Available in RoHS/Lead-Free compliant package



## **BLOCK DIAGRAM**

### TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	уре	Description
1	VCO_SEL	Input	Pullup	VCO select pin. LVCMOS/LVTTL interface levels.
2, 3	N0, N1	Input	Pullup	Output divider select pins. Default value = $\div 4$ .
4	N2	Input	Pulldown	LVCMOS/LVTTL interface levels.
5	V <sub>cco</sub>	Power		Output supply pin.
6, 7	Q, nQ	Ouput		Differential output pair. LVPECL interface levels.
8	V <sub>EE</sub>	Power		Negative supply pin.
9	V <sub>CCA</sub>	Power		Analog supply pin.
10	V <sub>cc</sub>	Power		Core supply pin.
11 12	XTAL_OUT1, XTAL_IN1	Input		Parallel resonant crystal interface. XTAL_OUT1 is the output, XTAL_IN1 is the input.
13 14	XTAL_OUT0, XTAL_IN0	Input		Parallel resonant crystal interface. XTAL_OUT0 is the output, XTAL_IN0 is the input.
15	VC	Input		VCXO control voltage input.
16	CLK0	Input	Pulldown	LVCMOS/LVTTL clock input.
17	nCLK1	Input	Pullup	Inverting differential clock input.
18	CLK1	Input	Pulldown	Non-inverting differential clock input.
19, 20	M0, M1	Input	Pulldown	Feedback divider select pins. Default value = ÷25.
21	M2	Input	Pullup	LVCMOS/LVTTL interface levels.
22	OE	Input	Pullup	Output enable. When HIGH, the output is active. When LOW, the output is in a high impedance state. LVCMOS/LVTTL interface levels.
23	CLK_SEL0	Input	Pulldown	Cleak salest nin IVCMOS/IVITI interface lovels. Pofer to Table 2
24	CLK_SEL1	Input	Pullup	Clock select pin. LVCMOS/LVTTL interface levels. Refer to Table 3.

NOTE: refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ

## TABLE 3. CONTROL INPUT FUNCTION TABLE

	Inputs	
CLK_SEL1	CLK_SEL0	Selected Input
0	0	CLK0
0	1	CLK1, nCLK1
1	0	XTAL0
1	1	XTAL1

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V <sub>cc</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to $V_{cc}$ + 0.5V
Outputs, I <sub>o</sub> (LVPECL) Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\theta_{_{J\!A}}$	70°C/W (0 lfpm)
Storage Temperature, $T_{\rm STG}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{cc} = V_{cca} = V_{cco} = 3.3V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
V <sub>cco</sub>	Output Supply Voltage		3.135	3.3	3.465	V
I	Power Supply Current				130	mA
I <sub>cca</sub>	Analog Supply Current				10	mA

Table 4B. Power Supply DC Characteristics,  $V_{cc} = V_{cca} = 3.3V \pm 5\%$ ,  $V_{cco} = 2.5V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
V <sub>cco</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current				130	mA
I <sub>cca</sub>	Analog Supply Current				10	mA

Table 4C. Power Supply DC Characteristics,  $V_{cc} = V_{cco} = 2.5V \pm 5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>CCA</sub>	Analog Supply Voltage		2.375	2.5	2.625	V
V <sub>cco</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>EE</sub>	Power Supply Current				125	mA
I <sub>CCA</sub>	Analog Supply Current				10	mA

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Vol	tago	$V_{cc} = 3.3V$	2.0		V <sub>cc</sub> + 0.3	V
V <sub>IH</sub>		laye	$V_{cc} = 2.5V$	1.7		V <sub>cc</sub> + 0.3	V
V	Input Low Volt	200	$V_{cc} = 3.3V$	-0.3		0.8	V
V		aye	$V_{cc} = 2.5V$	-0.3		0.7	V
VC	VCXO Contro	I Voltage		0		V <sub>cc</sub>	V
	Input	N2, M0, M1, CLK0, CLK_SEL0	$V_{\rm CC} = V_{\rm IN} = 3.465V$ or 2.625V			150	μA
I'IH	High Current	N0, N1, M2, VCO_SEL, CLK_SEL1	$V_{\rm CC} = V_{\rm IN} = 3.465V$ or 2.625V			5	μA
	Input	N2, M0, M1, CLK0, CLK_SEL0	$V_{\rm CC} = 3.465 V \text{ or } 2.625 V,$ $V_{\rm IN} = 0 V$	-5			μA
'IL	Eow Garrent	N0, N1, M2, VCO_SEL, CLK_SEL1	$V_{\rm CC} = 3.465 V \text{ or } 2.625 V,$ $V_{\rm IN} = 0 V$	-150			μA
I <sub>vc</sub>	Input Current	cf V <sub>c</sub> pin	$V_{cc} = 3.465 V \text{ or } 2.625 V$	-100		100	μA

### TABLE 4C. LVCMOS / LVTTL DC CHARACTERISTICS, TA = -40°C TO 85°C

#### TABLE 4D. DIFFERENTIAL DC CHARACTERISTICS, TA = $-40^{\circ}$ C to $85^{\circ}$ C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	CLK1	V <sub>IN</sub> = V <sub>CC</sub> = 3.465V or 2.625V			150	μA
'IH	Input High Current	nCLK1	V <sub>IN</sub> = V <sub>CC</sub> = 3.465V or 2.625V			5	μA
		CLK1	$V_{IN} = 0V, V_{CC} = 3.465V$ or 2.625V	-5			μA
"IL	Input Low Current	nCLK1	V <sub>IN</sub> = 0V, V <sub>CC</sub> = 3.465V or 2.625V	-150			μA
V <sub>PP</sub>	Peak-to-Peak Input	Voltage		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Inpu	ut Voltage; NOTE 1, 2		V <sub>EE</sub> + 0.5		V <sub>cc</sub> - 0.85	V

NOTE 1: Common mode voltage is defined as  $V_{H}$ . NOTE 2: For single ended appliations, the maximum input voltage for CLK1, nCLK1 is  $V_{cc}$  + 0.3V.

#### TABLE 4E. LVPECL DC CHARACTERISTICS, TA = -40°C TO 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cco</sub> - 1.4		V <sub>cco</sub> - 0.9	V
V <sub>ol</sub>	Output Low Voltage; NOTE 1		V <sub>cco</sub> - 2.0		V <sub>cco</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50  $\!\Omega$  to V  $_{_{CCO}}$  - 2V.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>оит</sub>	Output Frequency	VCO_SEL = 1	40.83		640	MHz
tjit(Ø)	RMS Phase Jitter, (Random); NOTE 1	622.08MHz (12kHz - 20MHz)		0.84		ps
f <sub>vco</sub>	PLL VCO Lock Range		490		640	MHz
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	250		500	ps
odc	Output Duty Ovela	N ÷ 1	43		57	%
ouc	Output Duty Cycle	N ≠ ÷1	48		52	%

TABLE 5A. AC CHARACTERISTICS,  $V_{cc} = V_{cca} = V_{cco} = 3.3V \pm 5\%$ , TA = -40°C to 85°C

NOTE 1: Phase jitter using a crystal interface.

## Table 5B. AC Characteristics, $V_{cc} = V_{cca} = 3.3V \pm 5\%$ , $V_{cco} = 2.5V \pm 5\%$ , TA = -40°C to 85°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>оυт</sub>	Output Frequency	VCO_SEL = 1	40.83		640	MHz
tjit(Ø)	RMS Phase Jitter, (Random); NOTE 1	622.08MHz (12kHz - 20MHz)		0.87		ps
f <sub>vco</sub>	PLL VCO Lock Range		490		640	MHz
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	250		500	ps
odc		N ÷ 1	43		57	%
	Output Duty Cycle	N ≠ ÷1	48		52	%

NOTE 1: Phase jitter using a crystal interface.


## TABLE 5C. AC Characteristics, $V_{CC} = V_{CCA} = V_{CCO} = 2.5V\pm5\%$ , TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>оит</sub>	Output Frequency	VCO_SEL = 1	40.83		640	MHz
tjit(Ø)	RMS Phase Jitter, (Random); NOTE 1	622.08MHz (12kHz - 20MHz)		1.2		ps
f <sub>vco</sub>	PLL VCO Lock Range		490		640	MHz
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	250		500	ps
odc		N ÷ 1	43		57	%
	Output Duty Cycle	N ≠ ÷1	48		52	%

NOTE 1: Phase jitter using a crystal interface.



**OFFSET FREQUENCY (HZ)** 



# **PARAMETER MEASUREMENT INFORMATION**

# **APPLICATION INFORMATION**

### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 8130011 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{cc}$ ,  $V_{ccA}$ , and  $V_{cco}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 1* illustrates how a 10 $\Omega$  resistor along with a 10µF and a .01µF bypass capacitor should be connected to each  $V_{ccA}$ .





FIGURE 1. POWER SUPPLY FILTERING

## WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

*Figure 2* shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF =  $V_{cc}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{cc}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



## VCXO CRYSTAL SELECTION

Choosing a crystal with the correct characteristics is one of the most critical steps in using a Voltage Controlled Crystal Oscillator (VCXO). The crystal parameters affect the tuning




FIGURE 3. VCXO OSCILLATOR CIRCUIT

TABLE 6. EXAMPLE CRYSTAL PARAMETERS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>N</sub>	Nominal Frequency		14		24	MHz
f <sub>T</sub>	Frequency Tolerance				±20	ppm
f <sub>s</sub>	Frequency Stability				±20	ppm
	Operating Temperature Range		0		70	°C
CL	Load Capacitance			12		pF
Co	Shunt Capacitance			4		pF
C <sub>1</sub> , C <sub>2</sub>	Pullability Ratio			220	240	
ESR	Equivalent Series Resistance				20	
	Drive Level				1	mW
	Aging @ 25°C			±3 per yea	r	ppm
	Mode of Operation		Fundamental			

range and accuracy of a VCXO. Below are the key variables and an example of using the crystal parameters to calculate the tuning range of the VCXO.

- Control voltage used to tune frequency
- Varactor capacitance, varies due to the change in control voltage
- C<sub>L1,</sub> C<sub>L2</sub> Load tuning capacitance used for fine tuning or centering nominal frequency
- $\boldsymbol{C}_{_{S1,}}\boldsymbol{C}_{_{S2}}\,$  Stray Capacitance caused by pads, vias, and other board parasitics

#### TABLE 7. VARACTOR PARAMETERS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>v_LOW</sub>	Low Varactor Capacitance	$V_{c} = 0V$		15		pF
$C_{v_{HIGH}}$	High Varactor Capacitance	$V_c = 3.3V$		27.4		pF

## FORMULAS

$$C_{Low} = \frac{\left(C_{L1} + C_{S1} + C_{V\_Low}\right) \cdot \left(C_{L2} + C_{S2} + C_{V\_Low}\right)}{\left(C_{L1} + C_{S1} + C_{V\_Low}\right) + \left(C_{L2} + C_{S2} + C_{V\_Low}\right)}$$

$$C_{High} = \frac{\left(C_{L1} + C_{S1} + C_{V\_High}\right) \cdot \left(C_{L2} + C_{S2} + C_{V\_High}\right)}{\left(C_{L1} + C_{S1} + C_{V\_High}\right) + \left(C_{L2} + C_{S2} + C_{V\_High}\right)}$$

- $C_{Low}$  is the effective capacitance due to the low varactor capacitance, load capacitance and stray capacitance.  $C_{Low}$  determines the high frequency component on the TPR.
- C<sub>High</sub> is the effective capacitance due to the high varactor capacitance, load capacitance and stray capacitance. C<sub>High</sub> determines the low frequency component on the TPR.

$$Total \ Pull \ Range (TPR) = \left(\frac{1}{2 \cdot C_0 / C_1} \cdot \left(1 + \frac{C_{Low}}{C_0}\right) - \frac{1}{2 \cdot C_0 / C_1} \cdot \left(1 + \frac{C_{High}}{C_0}\right)\right) \cdot 10^6$$

Absolute Pull Range (APR) = Total Pull Range - (Frequency Tolerance + Frequency Stability + Aging)

## EXAMPLE CALCULATIONS

Using the tables and figures above, we can now calculate the TPR and APR of the VCXO using the example crystal parameters. For the numerical example below there were some assumptions made. First, the stray capacitance ( $C_{s1}$ ,  $C_{s2}$ ), which is all the excess capacitance due to board parasitic, is 4pF. Second, the expected lifetime of the project is 5 years;

hence the inaccuracy due to aging is ±15ppm. Third, though many boards will not require load tuning capacitors ( $C_{L1}$ ,  $C_{L2}$ ), it is recommended for long-term consistent performance of the system that two tuning capacitor pads be placed into every design. Typical values for the load tuning capacitors will range from 0 to 4pF.

$$C_{Low} = \frac{(0 + 4pf + 15pf) \cdot (0 + 4pf + 15pf)}{(0 + 4pf + 15pf) \cdot (0 + 4pf + 15pf)} = 9.5pf$$

$$C_{High} = \frac{(0 + 4pf + 27.4pf) \cdot (0 + 4pf + 27.4pf)}{(0 + 4pf + 27.4pf) \cdot (0 + 4pf + 27.4pf)} = 15.7pf$$

$$TPR = \left(\frac{1}{2 \cdot 220 \cdot \left(1 + \frac{9.5pf}{4pf}\right)} - \frac{1}{2 \cdot 220 \cdot \left(1 + \frac{15.7pf}{4pf}\right)}\right) = 10^{6} \cdot = 212ppm$$

TPR =  $\pm 106$ ppm APR = 106ppm - (20ppm + 20ppm + 15ppm) =  $\pm 51$ ppm

The example above will ensure a total pull range of  $\pm 106$  ppm with an APR of  $\pm 51$ ppm. Many times, board designers may select their own crystal based on their application. If the application requires a tighter APR, a crystal

with better pullability (C0/C1 ratio) can be used. Also, with the equations above, one can vary the frequency tolerance, temperature stability, and aging or shunt capacitance to achieve the required pullability.

## DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V<sub>SWING</sub> and V<sub>OH</sub> must meet the V<sub>PP</sub> and V<sub>CMR</sub> input requirements. Figures 4A to4E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult with the vendor of the






FIGURE 4A. CLK/nCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER










FIGURE 4C. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4E. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE




FIGURE 4D. CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

## **RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS**

#### **INPUTS:**

#### **CRYSTAL INPUT:**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### **CLK INPUT:**

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the CLK input to ground.

#### **CLK/nCLK** INPUT:

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

VC input pin - do not float, must be biased.

## OUTPUTS:

#### LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### **TERMINATION FOR 3.3V LVPECL OUTPUT**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission lines. Matched impedance techniques

should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 5A. LVPECL OUTPUT TERMINATION




FIGURE 5B. LVPECL OUTPUT TERMINATION

## **TERMINATION FOR 2.5V LVPECL OUTPUT**

Figure 6A and Figure 6B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 $\Omega$  to V<sub>cc</sub> - 2V. For V<sub>cco</sub> = 2.5V, the V<sub>cco</sub> - 2V is very close to




FIGURE 6A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 6C. 2.5V LVPECL TERMINATION EXAMPLE

ground level. The R3 in Figure 6B can be eliminated and the termination is shown in *Figure 6C*.




FIGURE 6B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE

# **Power Considerations**

This section provides information on power dissipation and junction temperature for the 813001I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 813001I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results. **NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 130mA = 450.45mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair

Total Power MAX (3.465V, with output switching) = 450.45mW + 30mW = 480.5mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA} * Pd\_total + T_A$ 

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 70°C/W per Table 8 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:  $85^{\circ}C + 0.481W * 65^{\circ}C/W = 116.3^{\circ}C$ . This is below the limit of 125°C.


This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### TABLE 8. THERMAL RESISTANCE $\theta_{JA}$ FOR 24-PIN TSSOP, FORCED CONVECTION

θJA by Velocity (Meters per Second)					
	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	70°C/W	65°C/W	62°C/W		

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in *Figure 7*.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{c} = 2V_{c}$ 

voltage of  $V_{cco}$ - 2V.

• For logic high,  $V_{OUT} = V_{OH_{MAX}} = V_{CCO_{MAX}} - 0.9V$ 

 $(V_{CCO_{MAX}} - V_{OH_{MAX}}) = 0.9V$ 

• For logic low,  $V_{OUT} = V_{OL_{MAX}} = V_{CCO_{MAX}} - 1.7V$ 

 $(V_{\text{CCO}\_\text{MAX}} - V_{\text{OL}\_\text{MAX}}) = 1.7V$ 

Pd\_H is power dissipation when the output drives high. Pd\_L is the power dissipation when the output drives low.

 $Pd_{-}H = [(V_{OH_{-}MAX} - (V_{CCO_{-}MAX} - 2V))/R_{L}] * (V_{CCO_{-}MAX} - V_{OH_{-}MAX}) = [(2V - (V_{CCO_{-}MAX} - V_{OH_{-}MAX}))/R_{L}] * (V_{CCO_{-}MAX} - V_{OH_{-}MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$ 

 $Pd_{L} = [(V_{OL\_MAX} - (V_{CCO\_MAX} - 2V))/R_{L}] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$ 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = **30mW** 


# **R**ELIABILITY INFORMATION

# TABLE 9. $\boldsymbol{\theta}_{JA} \text{vs.}$ Air Flow Table for 24 Lead TSSOP

θJA by Velocity (Meters per Second)					
	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	70°C/W	65°C/W	62°C/W		

#### TRANSISTOR COUNT

The transistor count for 8130011 is: 3948



PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP

TABLE 10. PACKAGE DIMENSIONS

SYMBOL	Millin	Millimeters		
STWBUL	Minimum	Maximum		
Ν	2	24		
А		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	7.70	7.90		
E	6.40	6.40 BASIC		
E1	4.30	4.50		
е	0.65	BASIC		
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

### TABLE 11. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS813001AGILF	ICS813001AGIL	24 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ICS813001AGILFT	ICS813001AGIL	24 Lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an LF suffix to the part number are the Pb-Free configuration and are RoHS compliant.

## **REVISION HISTORY SHEET**

Rev	Table	Page	Description of Change	Date
A	T11	18	Ordering information - PDN - removed leaded devices Updated datasheet format	3/17/15



**Corporate Headquarters** 6024 Silver Creek Valley Road San Jose, California 95138

#### Sales 800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com

Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.